Benefiting from aggressive feature size scaling, silicon technologies have recently shown the capability of implementing W-band imaging receivers with an image resolution of 1.5mm and temperature resolutions of less than 0.5K [1] [2] [3] [4] . This paper extends the capability of an imaging array receiver by improving image resolution using the novel concept of spatial-overlapping sub-arrays and enhancing image capture time using a phased-array within an imaging array receiver (RX). Specifically, the design and implementation of a BiCMOS 9-element array RX consisting of four 2×2 overlapping sub-arrays is presented. The RF-path-sharing between neighboring sub-arrays leads to a reduction in the chip area by 40% as compared to a conventional imaging array consisting of four 2×2 non-overlapping sub-arrays, while improving the RX's spatial resolution due to the higher sub-array density. Each 2×2 sub-array in this imaging array RX forms a pixel (Fig. 8.5 .1).
Figure 8.5.1 shows how a 9-element imaging array can form four sub-arrays, where each 2×2 overlapping sub-array drives a single detector. Each path connecting neighboring antennas and detectors is independently controllable in phase (time delay) and amplitude. The pixel spacing in this architecture is half that of the pixel spacing in non-overlapping 2×2 sub-arrays, resulting in 4× improvement in 2-D image resolution. Moreover, while the proposed architecture has the same pixel spacing as the conventional 9-element imaging array RX where each element forms a pixel, the use of phase/amplitude control (independently) within each element's RF path enables beam-steering, and resolution improvement. This architecture increases directivity for each pixel, thereby improving the RX SNR by as much as 6dB, as shown in Fig. 8. 
5.2.
A 2×2 sub-array is highlighted and enlarged in Fig. 8 .5.1. Each element within a sub-array in this scheme incorporates a bowtie antenna and a wideband LNA. The LNA output of each element is then fed to a 1:4 power splitter comprised of a tree of 1:2 active power splitters. In order to reduce the chip area, the 1:2 active splitters additionally incorporate wideband digitally controllable delay functionality, enabling beam-steering within individual sub-arrays. To provide amplitude control and gain equalization between the different RF paths, the output of each power splitter is fed to a VGA that provides independent gain control for all individual RF paths. Each of the 2×2 sub-array's four VGA RF outputs are combined and fed to a W-band power detector, which is then followed by an integrator.
Each on-chip antenna is designed as a slot bowtie structure with an area of 500×900μm 2 . On the lowest level metal, a GND shield with narrow slots has been placed below the antenna to decrease leakage into the lossy substrate, thus improving the antenna radiation efficiency. Further improvement of the antenna gain has been obtained by back-grinding the substrate by 50μm, down to 220μm. The LNA consists of a four-stage single-ended bandwidth (BW)-enhanced cascode topology (Fig. 8.5.3 ). Input matching is designed for simultaneous noise and power match, with the first stage current density optimized for minimum NF and the last three stages biased for maximum gain. To reduce the chip area, lumped inductors (rather than T-lines) are used for wideband output as well as inter-stage matching. Wideband matching networks consisting of 4 th -order LC high-pass networks were used to increase the overall LNA's BW. BW and gain enhancing T-lines (T B , T C and T E ) are used in each stage of the LNA core. The base T-line, T B , is designed carefully to increase the gain while maintaining (Fig. 8.5.3) . The delay of each 1:2 splitter is controlled independently by complementary digital signals applied at the inputs (indicated by 1 to 18, and their complements, in Fig. 8.5.3 ) of the control transistor pairs in each cell [5] . This complementary current steering ensures that the g m transistor's DC current will remain constant for all delay settings. This guarantees that the parasitic capacitor C π of the g m transistor remains constant, thereby maintaining constant impedance of the input/output T-lines for all delay settings. The emitter-degenerating 80μm T-line resonates out the undesired parasitic capacitance at the collector of the g m transistor, thereby increasing BW. The circuit layout of this power splitter is designed symmetrically. Therefore, the routing loss from the splitter to combiner is the same for every path. The wideband variable delay of each path is controllable from 0ps to ±2ps with 0.45ps steps, corresponding to 0° to ±18° for beam-steering with 4° steps (Fig. 8.5.2). Figure 8 .5.3 also shows the TTD phase-versus-frequency response for different TTD control settings.
A chip-on-board solution was used to evaluate the system performance. The delay and beam-steering were controlled by the variable TTD blocks. Delay settings are stored in on-chip registers, and controlled off-chip by custom software. 
